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Deep neural networks are an extremely successful and widely used technique for
various pattern recognition and machine learning tasks. Due to power and resource
constraints, these computationally intensive networks are difficult to implement in
embedded systems. Yet, the number of applications that can benefit from the men-
tioned possibilities is rapidly rising. In this paper, we propose novel architectures for
the inference of previously learned and arbitrary deep neural networks on FPGA-
based SoCs that are able to overcome these limitations. Our key contributions
include the reuse of previously transferred weight matrices across multiple input
samples, which we refer to as batch processing, and the usage of compressed weight
matrices, also known as pruning. An extensive evaluation of these optimizations
is presented. Both techniques allow a significant mitigation of data transfers and
speed-up the network inference by one order of magnitude. At the same time, we
surpass the data throughput of fully-featured x86-based systems while only using a
fraction of their energy consumption.
Keywords: Deep Neural Networks, Batch processing, Pruning, Compression, FPGA, Inference,
Throughput Optimizations, fully-connected
1 Introduction and Motivation
For more and more people, Deep Neural Networks (DNNs) have become a substantial part of
their everyday life. Applications like image classification [34] or speech recognition [32] are
used by millions on their wearables, smartphones, or tablets. This applies not only to mobile
computing, it also holds true for related areas like computer vision or robotics. However, these
∗This article has been published in the Journal Microprocessors and Microsystems 60C (2018) pp. 151-161,
DOI: 10.1016/j.micpro.2018.04.004
©2018. This manuscript version is made available under the CC-BY-NC-ND 4.0 license
http://creativecommons.org/licenses/by-nc-nd/4.0/
1
ar
X
iv
:1
81
0.
00
72
2v
1 
 [c
s.D
C]
  2
8 S
ep
 20
18
emerging areas face restrictive power requirements and limited processing power, in contrast to
high-performance computing, which is more often associated with deep learning techniques.
In order to achieve state-of-the-art and beyond classification rates in tasks like object recog-
nition, the number of artificial neurons and layers in DNNs has grown to ever new records in
the past years. Aside from a significantly increased demand for computational power, the size
needed to store such networks has similarly increased. For embedded devices, this is particularly
challenging since memory is typically a scarce resource and, more importantly, the access to
off-chip memories represents the dominating factor when considering the energy consumption
[19]. Hence, to lower both DNN inference time and energy-consumption, this work focuses on
techniques that reduce the amount of data to be transferred.
The first technique, called batch processing, originates from applications that use or even
require multiple inferences of DNNs with similar inputs (also referred as samples) before pro-
ceeding to the next step. For example, the movement of UAVs, robots, or autonomous cars
requires that images from different directions are evaluated before the next move is determined
[28]. Deploying speech recognition at scale (i.e. in data centers) is another example where a
study [2] reports that a sequential processing of requests is inefficient due to the memory bound
as well as a limited amount of exploitable parallelism. Instead, grouping multiple samples to-
gether and processing this so-called batch can often significantly increase throughput in cases
where several DNN inferences are necessary or a small latency increase is tolerable.
The second technique investigated in this work, now known as pruning, represents a form
of DNN compression [24] [19]. Instead of reusing data as in batch processing, pruning reduces
the number of synaptic connections to other neurons such that the overall amount of data is
reduced. As described before, the tendency of growing DNNs also increases the possibility of
redundant connections. Here, pruning can help eliminate these connections with minor, if any,
accuracy drops for tasks such as classification.
While batch processing is a standard technique for an efficient DNN training [22] (called mini-
batch processing in the context of stochastic gradient descent), it is rarely used for the inference
of DNNs. In [30], we showed how this concept affects the design of hardware accelerators for
the inference of DNNs (forward-propagation) and what latency consequences are imposed by
realizing this concept in dedicated hardware.
Similarly, only a very limited number of previous works exists considering hardware-based
support for pruned DNNs. In this paper, we extend [30] and [31] and show how a complete
streaming architecture for arbitrarily pruned DNNs can be designed as opposed to designs with
partially or completely embedded parameters.
The contribution of this paper includes all the above mentioned aspects using an embedded
FPGA-based SoC with limited external memory bandwidth. Furthermore, we show for the first
time an extensive evaluation and direct comparison of both techniques using the same DNN
networks and data sets. This includes for both techniques and designs expectable
• throughput gains,
• accuracy variations, and
• hardware design consequences and restrictions of complete streaming architectures.
We focus particularly on an efficient inference of fully-connected DNNs since these layers are
the most memory-intensive and build the foundation for all of today’s most successful network
kinds.
The rest of this paper is organized as follows: Section 2 gives an overview of different network
types, optimizations and corresponding hardware designs. Section 3 provides some background
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information for neural network processing. The concepts and architectures of our accelerators
are explained in Section 4 and 5, respectively. Section 6 continues with experimental results for
different hardware configurations, software platforms, and using several network architectures.
Finally, Section 7 concludes the work and highlights future research directions.
2 Related Work
In the past two decades, several hardware accelerators for various kinds of neural networks
were introduced. Many, and in particular early works, target shallow network architectures
with few neurons or synaptic connections. Two comprehensive studies that compare designs
implemented on FPGAs or as ASICs are given in [12] and [26]. While these works serve the
purposes of their time, today they are no longer applicable or optimized for networks of the
deep learning era since the number of hardware neurons or connections is no longer sufficient.
An accelerator that addresses these deep networks is presented in [29]. It is based on an array
of so called Neural Processing Units (NPUs) that are used to compute the majority of involved
operations (e.g., vector-matrix operations) in parallel. Although this approach uses similar to
our batch processing design a Time Division Multiplexing (TDM) processing scheme with a fast
hardware-based switch of layers, it only exploits parallelism for one sample and relies on an
ethernet connection for the transfer of network stimuli. This requires a very time consuming
retransfer of the required weight matrices for every sample and is not directly deployable for
mobile devices.
Recently, many accelerator designs for Convolutional Neural Networks (CNNs) were intro-
duced. CNNs are often found in image and video recognition systems and typically use a series
of kernels or convolution matrices prior to the above mentioned fully-connected network ar-
chitecture [33]. Since the number of parameters for convolution matrices is typically only a
fraction of the weights of fully-connected network layers, the exploitable compute parallelism is
usually greater and thus favors hardware accelerators. A typical design that addresses theses
networks is called NeuFlow and proposed in [14] and [13]. It relies on a two-dimensional grid of
Processing Tiles (PTs) instead of a one-dimensional array of NPUs. This resembles the concept
of a systolic array, but both the routes of the dataflow and the operation of the individual
PTs are reconfigurable. However, as reported in [16], the proposed design has scalability issues
which is problematic for batch processing as shown in Section 6. As a consequence, a CNN
design with a linear array of processing elements (called collections) is shown in [21] and [16],
respectively. Nonetheless, both designs are particularly designed to accelerate CNNs. Internal
buffer and routing elements for an efficient execution of multiple samples in fully-connected
layers are missing.
A third important type of networks is known as Recurrent Neural Network (RNN) [33]. RNNs
allow the processing of input sequences through cyclical connections in the network architecture.
Like fully-connected layers, these networks are typically memory bound and thus make a parallel
execution more difficult. Consequently, corresponding designs are less frequent. However, an
early approach for a state-of-the-art RNN, called LSTMs, using the same FPGA as in this work
is shown in [7].
The theoretical foundation for our second accelerator with support for pruned neural networks
was introduced by LeCun et al. in [24]. Originally, it was used to improve generalization and
speed of learning in shallow network architectures. However, Han et al. [19] recently revived
the technique for DNNs and were able to reduce the number of connections by a factor between
9x and 13x. Although the pruned networks included both convolutional and fully-connected
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Figure 1: Example neural network with two hidden layers (L = 4). In this case, the output
layer j = 4 contains three neurons, whereas all previous layers j = 1 . . .3 contain an
arbitrary number of neurons.
layers, most connections could be removed in the memory-intensive fully-connected layers. Fur-
thermore, they also introduced a form of parameter quantization and a subsequent Huffman
encoding for the pruned and quantized networks. A corresponding ASIC design with large on-
chip memories for the remaining parameters after pruning and quantization (without Huffamn
encoding) is given in [18]. As discussed later, our accelerator utilizes a similar format, presented
in [36], for the resulting sparse matrices (e.g., after pruning) but does not embed parameters
for specific DNNs on-chip. Instead, we propose a streaming architecture for arbitrary DNNs.
Very recently their approach was further extended to support LSTMs for speech recognition
on high-performance FPGAs [17]. Compared to our design, they use more complex DNNs for
specific tasks and directly map them onto large FPGAs (up to 10x larger than the one used
in this work). Instead, our design focuses on embedded FPGA-based SoCs with very limited
on-chip memory resources and much slower memory interconnects. We specifically design in-
terfaces between the SoC’s processors, off-chip memory and FPGA in order to optimize DNNs
on such low-end and low-power devices.
3 Background
A typical neural network contains several layers j = 1 . . . L, where L denotes the number of layers.
A layer j itself consists of sj neurons. As already mentioned, one major goal of this work is to
accelerate the processing of fully-connected layers in DNNs. These layers are characterized by
a bipartite graph of neuron connections between two adjacent layers j and j+1 for 1 ≤ j ≤ L−1.
For the rest of this work, we will specify the architecture of these networks through the number
of neurons sj in each layer. For example, a network with L = 3 layers is denoted by s0 × s1 × s2.
The synaptic strength of a connection is modeled through a scalar value w
(j)
i,k called weight that
represents the connection to the i-th neuron in layer j + 1 from the k-th neuron in layer j. A
transition from layer j to the next layer j + 1 involves a weight matrix W (j) where w(j)i,k are the
components. The number of rows in W (j) equals the number of neurons sj+1 in layer j + 1 and
the number of columns corresponds to the number of neurons sj in layer j. Figure 1 gives an
example of a neural network with four layers.
The result of each neuron is computed by the following two functions: First, the transfer
function which is a series of multiply-accumulate (MAC) operations of the outputs a
(j)
k of
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connecting neurons in the layer j and their corresponding weights w
(j)
i,k :
z
(j+1)
i = sj∑
k=0w
(j)
i,k ⋅ a(j)k
Second, a subsequent application of a non-linear function, called activation function ϕ, with
the result of the transfer function as argument:
a
(j+1)
i = ϕ(z(j+1)i )
The outputs of this function are also referred to as activations for the sake of brevity. A variety
of different types of activation functions ϕ are known in neural network literature. For example,
while before the deep learning era the so called sigmoid function was found most frequently,
today’s most successful implementations usually deploy Rectified Linear Units (ReLU) [27] or
variations of it [10]. It is also not uncommon to utilize different functions in the same neural
network, e.g., the sigmoid function for the output layer and ReLUs for all other layers. In order
to ensure the application of our accelerator for various trained networks, the accelerator is able
to choose between different functions at runtime.
4 Concept
On the hardware side, modern FPGAs typically offer a rich set of DSP and RAM resources
within their fabric that can be used to process these networks. However, compared to the depth
and layer size of deep neural networks, these resources are no longer sufficient for a full and
direct mapping the way it was often done in previous generations of neural network accelerators.
For example, consider a network with L = 7 layers and architecture 784 × 2500 × 2000 × 1500 ×
1000×500×10 that was proposed in [9]. The number of neurons is 8294 and the total size of the
network weights is approximately 22 MB if each weight is encoded using 16 bits. Compared to
FPGA platforms like the Zynq, where even the largest device is limited to 2020 DSP slices and
a total BRAM size of less than 3 MB [39, pp. 622], a complete mapping with all neurons and
weights directly onto the FPGA is no longer possible. Here, new algorithms and architectural
adaptions are required in order to enable the inference of DNNs on platforms with such limited
resources.
Modern and deep neural networks are usually partitioned into smaller sections in order to
process them on embedded FPGAs platforms. We refer to a section as a certain number m
of neurons in a given layer j with m ≤ sj+1 that can be processed in parallel through our
hardware coprocessor with m individual processing units. Each processing unit is responsible
for the transfer function of exactly one neuron in each section. By applying a time division
multiplexing scheme, the whole network can be processed on these m processing units and a
subsequent activation function. Each processing unit may consists of r different computation
resources, e.g., multipliers which are able to consume r weights as inputs in parallel for the
calculation of the transfer function. The number of processing units m and the corresponding
number of compute resources per processing unit r indicate the degree of parallelism and depends
on the number of available compute resources in hardware. Since the network is fully-connected,
the computation of layer j requires that all previous layers 1 . . . j − 1 are completely processed.
Consequently, a hardware implementation can only use parallelism in the current layer j and
not across multiple layers.
Due to the fact that the on-chip memory is not sufficient for storing all needed weights for an
arbitrary layer, only the weights for processing the current section can be loaded from external
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memory. When comparing the size of the input data (sj values), the output data (m values),
and in particular the weights (≈ sj ×m values), it can be seen that the transfer of the weight
matrix is very costly. Three concepts for reducing memory data transfers are discussed in
the following: Weight encoding in order to reduce the used weight bits, batch processing to
reuse weights which are already on-chip [30], and pruning to remove weights such that it is
unnecessary to transfer them.
4.1 Weight Encoding
An enormous impact on the throughput, complexity, and amount of needed memory resources
has the encoding of the weight matrices W (j) with the corresponding individual weights w(j)i,k .
Software-based implementations often use floating point weights, whereas the most hardware
implementations using fixed point representations. On hardware implementations, the encoding
format can be freely chosen. Accuracy evaluations show that often the accuracy loss through
weight bit reduction is negligible compared to the advantages of increased weight memory
throughput and reduced operation complexity [14, 16, 8]. Extreme approaches reducing the
weights to only a single bit which is called binary neural networks (BNNs) processing [35].
However, the accuracy of such BNNs is relatively low compared to other approaches. Reducing
the used weight bits has mainly the advantage of reduced data amount for storing and transfer-
ring weights. Furthermore, the computation complexity might be reduced, e.g., transforming
the multiplication into an addition on the BNN approach. However, due to the often usage
of hardware multipliers or DSP resources with fixed input width, only a small reduction of
used resources is achievable. Most hardware implementations are able to perform every clock
cycle one operation, i.e. multiplication. Therefore, the reduction of the used weight bits do not
increase the overall throughput of the processing elements, if the weight transfer is ignored.
4.2 Batch Processing
A straightforward section by section processing for just one sample has the drawback of exchang-
ing the costly transferred weights for every new section. This huge demand of memory transfers
turns the interface to the external memory into the major bottleneck for fully-connected layer
processing. The input data a
(j)
k (i.e., results of the previous layer), however, is needed for all
sections in the current layer. Therefore, it should be cached in on-chip memories during the
complete processing. The main contribution of our batch processing approach is the reuse of
already transferred and stored weights for one section by processing different input samples
through time division multiplexing. This processing scheme is visualized in Figure 2.
Given a batch of n different input samples, the algorithm starts by processing all first sections
of the n samples before proceeding to all second sections of the n samples. Thereby, all iterations
1 . . . n use the same set of weights, however, distinct input samples. Only before the processing
of the second sections, a new set of weights is transferred. This technique reduces the amount
of memory transfers significantly and, therefore, mitigates the memory interface bottleneck.
Note that for general matrix operations, similar processing schemes were already discussed in
earlier works [25]. However, as shown in Section 5, our design specifically incorporates all DNNs
operations and allows an interleaving of this concept and subsequent operations (i.e., activation
functions) in order to further enhance the throughput.
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Figure 2: Conceptual batch processing with batch size n and section size m. All m neurons in
a section are processed in parallel. The first section of all n samples shares the same
collection of weights. The second section of all n samples shares the next collection
of weights, and so on.
4.3 Pruning
In order to reduce the amount of data to transfer from the memory and for calculation, it is
possible to remove some connections entirely. After some initial iterations of the training phase,
small weights which are below a certain threshold δ can be set to zero:
w
(j)
i,k < δ followingÔÔÔÔ⇒iterations w(j)i,k ∶= 0
Subsequently, these pruned weights are kept at zero and the remaining weights are refined in
the following iterations of the training phase. While this can potentially reduce the accuracy
if too many weights are pruned, it was shown that over 90% of the weights in fully-connected
layers of common CNNs can be pruned without noticeable accuracy drops [19]. An example of
a pruned layer is shown in Figure 3.
Since weights with the value zero neither influence the result of the transfer nor the result
of the activation function, these weights don’t have to be stored in memory, transferred, and
used for computations. However, by pruning weights, the weight matrix becomes sparse and
the hardware needs to be designed in a way that the involved calculations are computed effi-
ciently. Additionally, this presupposes a suitable format to store the sparse weight matrices in a
continuous way with the smallest possible footprint. Details about sparse matrix computation
and storage are further discussed in Section 5.
4.4 Throughput Discussion
Assuming that the computation resources of a general hardware architecture are able to process
every clock cycle one value, the following amount of clock cycles are needed for the computation
of layer j + 1 with sj+1 neurons and sj input activations for a total of N input samples:
⌈sj+1
m
⌉ ⋅ ⌈sj ⋅ (1 − q(j)prune)
r
⌉ ⋅N
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Figure 3: Example of a pruned DNN layer. Up to m neurons in a section can be processed
in parallel. Computations are only required for the remaining weights and can be
entirely skipped for neurons with only pruned weights.
whereas m is the number of neurons which can be processed in parallel, and r is number
of parallel processed operations per neuron. The pruning factor 0 ≤ q(j)prune ≤ 1 expresses the
reduction of weights by pruning. For example, if 90% of all weights w
(j)
i,k are pruned, then
the pruning factor is q
(j)
prune = 0.9. Through elaborated pipelining, most hardware architectures
achieve a throughput of one value per computation resource, just as well as our architectures,
presented in Section 5. For large sj+1, sj , and N , we can calculate the approximated processing
time:
tcalc ≈ sj+1 ⋅ sj ⋅N ⋅ (1 − q(j)prune)
m ⋅ r ⋅ fpu ,
whereas fpu is the clock frequency of the processing units.
However, this approximation does not consider the transfer time of the weight matrix w(j)
from the external memory. The time to transfer all weights for the calculation of layer j + 1 for
N ≫ n input samples is
tmem = sj+1 ⋅ sj ⋅ bweight ⋅N
Tmem ⋅ n ,
where n is the batch size, bweight is the size of each weight, and Tmem the actual memory
throughput. If weight pruning is used, the number of weight sj+1 ⋅ sj is reduced by the pruning
factor q
(j)
prune. However, additional information must be stored in the memory to determine the
positions of the remaining weights (see Section 5.6). Therefore, the size for storing a bweight bit
weight is increased by the factor qoverhead ≥ 1. The resulting formula with pruning is:
tmem = sj+1 ⋅ sj ⋅ bweight ⋅ qoverhead ⋅ (1 − q(j)prune) ⋅N
Tmem ⋅ n
The output calculation and the weight transfers are running in parallel. Therefore, the
maximum of both times determines the overall processing time tproc:
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tproc = max(tcalc, tmem)
It can be seen that pruning is a very efficient measure to increase the throughput of embedded
neural network processing due to the fact that the weight transfers are reduced as well as the
number of calculations. However, an accuracy reduction might be taken into account. On
the other hand, batch processing has no influence on the overall accuracy while significantly
reducing the number of weight transfers. However, the number of operations remain the same,
and an increased processing latency has to be taken into account.
By comparing the reduction of operations and memory transfers through pruning, it can be
seen that the number of calculations is reduced by the inverse of the pruning factor 1 − q(j)prune,
whereas the number of data to transfer is only reduced by (1− q(j)prune) ⋅ qoverhead. In comparison,
batch processing reduces only the amount of data transfers. Therefore, both methods are very
effective in order to increase the overall throughput.
The network architecture, the achieved pruning factor q
(j)
prune, and the size of each weight
bweight are determined and optimized in the learning phase to achieve the required accuracy.
To optimize the overall throughput of the hardware architecture with the given and above
mentioned parameters, the number of processing resources m ⋅ r can be maximized and an
optimal batch size nopt can be calculated. This is achieved by setting tmem = tcalc, i.e. neither
the memory interface nor the MAC units have to wait for data or requests. This optimal batch
size nopt can be calculated with
nopt ≈ m ⋅ r ⋅ fpu ⋅ bweight ⋅ qoverhead
Tmem
.
5 Architecture
We have implemented two architectures to demonstrate the batch processing and pruning ap-
proach on Xilinx’s Zynq-7000 All Programmable SoC platform [39]. This SoC represents an
affordable, low power device with a recent FPGA fabric that is suitable for various embedded
systems. An overview visualizing the overall accelerator structure with generic components for
both designs and all related Zynq peripherals is shown in Figure 4.
FPGA-based coprocessors for the Zynq usually depend highly on the interfaces between the
processing system (PS) and the programmable logic (PL) in order to achieve the highest transfer
bandwidth. In our case, this is especially true for the DDR3 memory controller that resides
inside the PS and is used to retrieve the network weights.
All major connections that cross the boundary of our actual DNN accelerator are indicated as
dashed lines in Figure 4. These buses pass several interconnects and controllers, both inside the
PS and the PL, which are necessary for the communication but are omitted in the visualization
in order to simplify the overview and to focus on the most important aspects.
In general, the software running on the ARM cores of the Zynq is used to configure and
monitor both the control unit of the accelerator and all four DMA engines. It is also meant to
transfer the network input and outputs.
The actual processing begins as soon as both the first inputs from the software and the first
weights from a burst transfer of the DMA engines arrive. For this purpose, both accelerators
share an overall similar architecture which is divided into four major IPs. However, depending
on the concrete design, each of these IPs is differently implemented. Similarities and differences
are detailed in the following:
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Figure 4: Overview of our DNN accelerator with the Zynq processing system (PS) on the left
and the custom accelerator inside the programmable logic (PL) on the right. The
connecting PS-PL interfaces are shown in between. In addition, four DMA master
peripherals are used for the weight transfer.
5.1 Control Unit
The first IP, called AXI DNN Control, is the control unit of the three remaining datapath IPs in
Figure 4. In addition, it stores metadata, like the dimension of the matrix operation, or certain
runtime adjustable settings, like the type of the activation function (e.g., ReLU or sigmoid).
It also monitors the current processing stage and is able to precisely inform the software side
about requests and events like required data transfers. Furthermore, it stores additional design
specific information (e.g., the batch size for the batch processing design).
5.2 Input / Output Memory Hierarchy
Both accelerators have an internal memory hierarchy that is used to store input and output
activations for the currently calculated layer. While the input for the first layer needs to be
copied by the ARM cores, the inputs for the following layers are always outputs of previous
layers and thus computed and stored inside the memory hierarchy. The flexibility to arbitrarily
act as input or output requires a certain hierarchy of multiplexers, demultiplexers and multiple
memory ports since the data must be accessible by the processing system and multiple compute
10
units inside the programmable logic. Depending on the design, some degree of redundancy is
required in order to avoid pipeline stalls. This is further explained in Section 5.6.
5.3 Matrix Coprocessor
The IP with the largest resource utilization is the matrix coprocessor that computes the transfer
function, i.e., the weighted sum of inputs z
(j)
i . This involves matrix-vector (pruning) or matrix-
matrix (batch processing) operations that are mainly implemented with multiply-accumulate
units (MACs) by using DSP slices. We use a fixed point data format, known as Q7.8, that
consists of one sign bit, seven integer bits and eight fractional bits. Although there exist first
results that use fewer bits for both weights and activations (e.g., between 1 and 8 bits) [11], 16
bits are, as of today, the most frequently used bit-width. For the DNN inference, this format
is proven to be almost as accurate as single precision floating point weights [14][16][8], whereas
weight encodings with very few bits (e.g., 1 or 2 bits) suffer from comparable low accuracy [35].
Note that multiplications use 16 bits, while the subsequent accumulation is done with 32 bits.
This ensures that the input of the activation function is provided with a full precision of 32 bits
(e.g., Q15.16).
5.4 Activation function
All activation functions in our designs are implemented using comparators and arithmetic oper-
ations. Due to the small number of cases in modern activation functions like ReLU, an efficient
implementation using combinational logic is possible while occupying only few logic resources.
More complex functions (e.g., sigmoid) are implemented using the piecewise linear approxima-
tion (PLAN) that was originally proposed by Amin et al. [1]. The desired function can be
dynamically chosen by the AXI DNN Control which allows both accelerators to support dif-
ferent layer types. Older implementations also used precomputed activation function images
stored in lookup-tables [29]. However, as explained in [30] theses tables occupy valuable memory
resources and are less flexible considering a dynamic change of the actual function type.
5.5 Datapath Throughput Optimzation - Batch Processing
In order to efficiently process multiple input samples, the previously discussed datapath com-
ponents have to be adapted. Figure 5 shows the conceptual mapping of an arbitrary batch size
with up to n samples.
The memory hierarchy, here called Batch Memory, contains n BRAMs for both input and
output activations. Due to the regular structure of the matrix-matrix operation in batch pro-
cessing (cf. Section 4.4), the BRAM controller inside the batch memory can prefetch the correct
input of the current section without stalling the pipeline and supply it to all m parallel MACs.
Note that in this architecture, all m processing units, one for each neuron, have only a single
MAC unit. Therefore, r is set in this case to r = 1. At the same time, the activations of the
previous section can be written into the memory. The BRAM crossbar facilitates that each
BRAM can play either the role of the input or the output, depending on the current processing
state.
Using the batch memory hierarchy for the input activations and FIFOs for the corresponding
weights, the Matrix Coprocessor calculates the transfer function for up to m neurons in parallel.
The concrete number m is only restricted by the number of available DSP slices and BRAM
resources. Often times the BRAMs are the limiting factor for the number of parallel processing
units since at least one FIFO must be associated to one MAC unit in order to supply the
11
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Figure 5: Datapath for the batch processing of deep neural networks. The batch memory con-
tains two dedicated memory hierarchies for the previous and the current computed
layer. Each of the two memories contains n storage elements for the n processed
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coprocessor and activation function implement the processing of m ⋅n neurons before
a software intervention is required.
weights. A FIFO stores up to one row w
(j)
i,0 . . .w
(j)
i,sj−1 (the complete row if the previous layer
is small enough) of the current weight matrix and is embedded in one of the four asymmetric
BRAMs that are connected to the DMA engines.
For the final computation of a neuron, the results of the coprocessor are passed to the ac-
tivation function. In case of batch processing, the complete design only requires one actual
implementation of each function. A series of Parallel In, Serial Out (PISO) registers is used to
serialize the coprocessor outputs for a subsequent activation function. A more detailed descrip-
tion can also be found in [30].
Internally, all three datapath components of the batch processing design contain an extensive
pipelining. Although these pipeline stages exist, Figure 5 visualizes only one pipeline register
between the coprocessor and the activation function. This stage is crucial for the batch pro-
cessing since it allows a full decoupling of the transfer and activation function (i.e., both work
in parallel using different samples).
Since we defined our section size to be sj+1 ≥ m and the coprocessor needs sj clock cycles
for all MAC operations of the section if r = 1, our activation function can take up to sj cycles
before the next coprocessor results are in the main pipeline stage. Furthermore, both the ReLU
and the sigmoid function are implemented using one clock cycle (ca = 1). Hence, our design
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of only one active activation function reduces the required FPGA logic resources considerably
without any throughput declines. In general, the computation of the layer j + 1 (including the
cycles for the activation function) across all n samples requires
⌈sj+1
m
⌉ ⋅ sj ⋅ n +m ⋅ ca
clock cycles since only the activations of the last section for sample n are not computed in
parallel (m ⋅ ca). Moreover, for this term m ⋅ ca ≪ sj+1 ⋅ sj holds true. Thus, the approximate
time for calculating all results of layer j + 1 is
tcalc ≈ sj+1 ⋅ sj ⋅ n
m ⋅ fpu ,
which is the same as the formula in Section 4.4 with N = n, q(j)prune = 0, and r = 1.
5.6 Datapath Throughput Optimization - Pruning
Compared to the batch processing design, where it is sufficient to transfer a sequence of weights
and the dimension of the matrix operation, pruning requires additional metadata that gives
information about the actual position of a weight w
(j)
i,k within the matrix W
(j) as stated in
Section 4.3. We use a format similar to [18] that represents individual rows of the sparse weight
matrices using tuples of (wl, zwl) entries, with l = 0 . . . (1 − q(j)prune,k) ⋅ sj − 1. Here, wl encodes a
remaining weight after pruning and zwl denotes the number of preceding zeros that come before
wl in the corresponding row. The number of remaining weights after pruning is sj ⋅(1−q(j)prune,k),
where q
(j)
prune,k is the pruning factor of row k of the weight matrix W
(j). The overall pruning
factor q
(j)
prune of the weight matrix W
(j) can be calculated with
q(j)prune = 1sj+1 ⋅
sj+1−1∑
k=0 q
(j)
prune,k.
Opposed to [18], we do not separate the weights and zeros into two 1-dimensional arrays and
store them in on-chip tables, but rather pack a certain number r of consecutive (wl, zwl) tuples
into one data word (cf. [38]). In our architecture we use r = 3 tuples, encode wl with the Q7.8
format (the same as in the batch processing approach), and represent zwl as an unsigned integer
with 5 bits. Using these parameters, a row
(0, −1.5, 0, 0, +0.3, −0.17, 0, 0, 0, +1.1, 0, 0, −0.2, 0, +0.1, . . . )
is encoded into the following sequence of 64 bit data words
−1.5 1 +0.3 2 −0.17 0 +1.1 3 −0.2 2 +0.1 1 . . .data word 0 data word 1
Note that this encoding uses only 63 bit from the 64 bit available data word. The advantage
is that the data is memory aligned to the 64 bit border which eases the memory access. The
corresponding overhead per weight compared to non-pruning implementations is qoverhead =
64 bit/(3 × 16 bit) = 1.33.
Compared to other sparse matrix encodings that, for example, use separate vectors for the
absolute row and column pointers [36], this format works well for streaming architectures since
13
BRAM/FIFO data and control bus
Unidirectional data bus
Controller
Activation
function
Activation 
function
I/O
MemoryM
U
X
M
U
X
BRAM 0
BRAM    
BRAM 0
BRAM 
BRAM 
CrossbarD
E
M
U
X
D
E
M
U
X
1r
1r
Controller MUL 
0
BRAM 
Controller 
0
address 0
address
MUL
BRAM 
Controller
Offset 
register
Offset 
calculation Controller
Sparse Row Coprocessor
weight 0
zero 0
weight    
zero
Pipeline Word
1r
1r
1r 1r 1r
FIFO FIFO
FIFO
mm
m
Controller
Activation
function
Activation 
function
I/O
MemoryM
U
X
M
U
X
BRAM 0
BRAM    
BRAM 0
BRAM 
BRAM 
CrossbarD
E
M
U
X
D
E
M
U
X
1r
1r
Controller MUL 
0
BRAM 
Controller 
0
address 0
address
MUL
BRAM 
Controller
Offset 
register
Offset 
calculation Controller
Sparse Row Coprocessor
weight 0
zero 0
weight    
zero
Pipeline Word
1r
1r
1r 1r 1r
FIFO FIFO
FIFO
Figure 6: Datapath for the computation of sparse rows in pruned DNNs. This example presumes
a pipeline word with r tuples, each containing a weight and the number of zeros before
it. In order to avoid delays when fetching the input activation that corresponds to
a given weight, the BRAMs in the I/O memory are also duplicated r times, such
that each multiplier has its own memory port. By combining m of these datapath
instances, m neurons can be computed in parallel (i.e., m rows of the sparse matrix).
In such cases, an IP that merges the activations of different rows must be connected
with the I/O memories (indicated through the dashed lines).
it directly combines both the weight and its relative position in one stream. This means that
it does not require synchronization for, e.g., weight and multiple index streams. Since the
structure of pruned weight matrices is not as homogeneous as their dense counterparts, the
datapath of a corresponding streaming architecture must be designed to handle sparse matrices
in order to avoid pipeline stalls. A datapath adaptation that supports the discussed format is
depicted in Figure 6.
Where the fully-connected structure assured that each input activation a
(j)
k is needed for the
computation of each neuron a
(j+1)
i , in pruned weight matrices many input activations can be
skipped due to corresponding zero-weights in the layer. Hence, in the batch processing datapath
an input activation a
(j)
k is supplied to all m parallel MAC units, whereas in the pruning datapath
the coprocessor needs to calculate the address of the input activation a
(j)
k for the current weight.
This input address is potentially different for every row, which makes a parallel distribution of
the inputs impractical. Therefore, each of the m parallel sparse row coprocessors has it own
I/O memory unit. This means that the I/O memory and the coprocessors are replicated m
times. Each of the m I/O memories is addressed individually. To calculate the address in order
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to access the corresponding input activation a
(j)
k , the following formula can be used:
addressl = l + l−1∑
k=0 zwk
The offset calculation IP computes these addresses for all r weights iteratively using the
previously computed and stored offset oreg, the number of non-zero weights before wl and the
zero fields zwl from the pipeline word:
addressi = oreg + i + i∑
k=0 zwk ,
where i = 0 . . . r−1. Depending on the number of tuples r, this means for the hardware design
either a longer combinational path with r subsequent adders or otherwise adders with up to
r + 1 inputs. Since r in our design is sufficiently small (r = 3), we use the latter.
Having computed the addresses, the coprocessor can multiply the weights and retrieve input
activations and subsequently accumulate the partial sums. However, in order to retrieve the
weights in parallel and avoid multiple cycles for a sequential fetching of the individual acti-
vations, the input memory needs r read ports. Given that RAM resources in current FPGA
technologies usually do not provide more than two memory ports [40], the I/O memory inside
the pruning datapath stores both input and output activations in r redundant BRAM copies.
This provides at any time the required r memory ports. Compared to the batch processing
datapath, the I/O memories in the pruning datapath only store one sample. When m neurons
should be computed in parallel, this redundancy is even increased to m ⋅ r copies since each
of the m coprocessors needs r individual read ports. If the calculated addressi surpasses the
stored number of inputs sj , the calculation of the current transfer function z
(j+1)
i is finalized, the
result is handed over to the activation function, and the corresponding processing unit starts
calculating the following transfer function z
(j+1)
i+m . After the activation function, a merger IP
(not depicted in Figure 6) distributes the computed output activations of the m neurons to all
I/O memories (second port of the BRAM crossbar). This requires a round-robin multiplexing
scheme of the involved FIFOs after the activation function. Opposed to the batch processing
datapath (cf. Figure 5), we decided to use m hardware activation functions since the number
of accumulations depends now on the percentage of the pruned parameters which might differ
on a case-by-case basis.
6 Experimental Results
To evaluate and verify the so far discussed concepts, we have implemented both presented
accelerators on an embedded platform and compared them with different configurations against
miscellaneous software platforms. In this section, we experimentally determine parameters
like the best performing batch size n and show how beforehand chosen parameters perform.
Furthermore, we show on the target hardware what performance gains are to be expected when
both concepts are correspondingly implemented.
We chose the Zynq Evaluation and Development Board [5], short ZedBoard, for the imple-
mentation of our designs. It represents a typical embedded SoC and features a XC7020 device
with Artix-7 FPGA fabric.
For the dedicated hardware support of different batch sizes we synthesized multiple bitstreams
(a more detailed resource utilization is given in [30]) whereas the pruning design is only synthe-
sized once with the parameters m = 4 and r = 3.
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Table 1: Detailed hardware specification of the three machines
used for the software DNN processing.
Machine ARM
Cortex-A9
Intel Core
i7-5600U
Intel Core
i7-4790
CPU Clock Freq.
(MHz)
667 2600 - 3200 3600 - 4000
Cores (Threads) 2 (2) 2 (4) 4 (8)
L1 cache size (KB) 32 128 256
L2 cache size (KB) 512 512 1024
L3 cache size (KB) — 4096 8192
Total RAM (MB) 512 8192 16384
Dual channel used no no yes
DDR3 controller peak 4.2 12.8 25.6
bandwidth (GB/s)
Each design uses two clock domains: the memory interface (e.g., Zynq high performance ports
and DMAs) is clocked with 133 MHz and the remaining processing IPs use a 100 MHz clock
(fpu).
6.1 Throughput Evaluation
For a fair comparison of both hardware and software, we have trained different fully-connected
neural network architectures with multiple real-world data set. As many before us, we use the
famous MNIST database of handwritten digits [23] as the first benchmark. The data set contains
60,000 training and 10,000 test samples. A sample represents in this case a digit between 0 and
9, and is given as a grayscale image with a resolution of 28×28 pixels. In addition, we have also
performed all tests with a second benchmark that deals with the subject of recognizing human
activities (HAR) of daily living through smartphone sensors [3]. For this purpose, a person (who
is wearing the smartphone) performed one of six activities (walking, walking upstairs, walking
downstairs, sitting, standing, and laying). One sample of the data set is a 561-feature vector
of time and frequency variables from different smartphone sensors (accelerometer, gyroscope,
etc.). A use case could be tracking of sport activities or, in a batch scenario, complete sequences
of motions. The data set is divided into 7,352 training and 2,947 test samples.
In our evaluation, all hardware candidates compete against a software implementation that
we have tested on an embedded (i.e., the ZedBoard without FPGA use), a notebook (DELL
Latitude E7250 Ultrabook) and, a desktop machine. A more detailed hardware specification
of all three platforms is given in Table 1. Xilinx’s bare-metal layer is used for the ZedBoard
whereas both the notebook and the desktop machine use Linux-based operating systems. By
default, bare-metal uses only one core for the software execution.
Furthermore, all presented processors feature some variant of a vector extension to accelerate
floating-point intensive calculations through parallelism on instruction level. For the ARM
Cortex-A9 this extension is called NEON [4] whereas both Intel CPUs can use SSE and AVX
for this purpose [15]. In order to get the best runtime result on all presented platforms, we
use the BLAS [37] library for the software inference of the DNNs. The library is individually
configured and compiled for each of the used processors. Note that the software is using 32-bit
single-precision floating point numbers, whereas our hardware design uses the described Q7.8
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fixed point format. The throughput results for the DNN inference on all software and hardware
platforms are depicted in Table 2.
In order to measure the inference times on the individual platforms, we query the hardware
performance counters of the processors before and after the actual computation of the DNNs.
Similarly, for our hardware accelerator, we use its control software (running on one ARM core)
and read the cycle count before triggering the computation and after the computation is done. In
addition, the shown results are also averaged over the complete test set of the used benchmark.
The inference times (i.e., time difference) are then given in milliseconds (ms) per samples.
Besides different software and hardware platforms, we have also tested multiple neural network
architectures which are taken or inspired from current research in the field. For example, the
smaller network for MNIST was proposed in [20] while the larger one is an artificially extended
version of that architecture with four additional hidden layers.
The best results for both hardware designs and all software runs are highlighted. As visible,
a pipeline with a batch size of 16 samples delivers the fastest ratio of input data and processing
on the XC7020 target device. The optimal calculated batch size nopt for the presented design
is 12.66, assuming a constant number of m = 114 processing units clocked with fpu = 100 MHz
and the used Q7.8 fixed point format. On the software side, we see the fastest inference for the
desktop machine with a utilization of 4 threads and dual channel (DC) memory. The results
of the ARM core are significantly slower than all other platforms. A carefully written software
implementation with fixed point numbers (i.e., only 16 bits per weight) and the NEON extension
could theoretically be about four times faster. However, even then, the results would be multiple
times slower than the hardware candidate with batch size 1 and more than an order of magnitude
slower than most batch processing configurations. On both the mobile and desktop CPU, the
execution times depend mostly on the network size and, more precisely, on the matrix sizes of
the individual layers. While the matrices of both 4-layer networks fit completely into the CPU
caches and thus enable a slightly faster execution times, the tables are turned for matrices of the
deep learning era. For example, the 6-layer HAR network with a 2000× 1500 matrix represents
such a typical fully-connected layer. Here, the hardware, despite its five times slower memory
interface, clearly outperforms all software implementations.
As expected, the results of the pruning design are highly dependent on the actual pruning
factor qprune. The MNIST results with a pruning factor below 80% are comparable to the per-
formance of the batch processing design with batch size n = 8. However, in the HAR benchmark
where more than 90% of the parameters were pruned, the performance clearly surpasses the
best batch processing results. Due to the very limited amount of 4 high performance ports on
the Zynq, our design utilizes only m = 4 coprocessors. This results in a total utilization of only
12 MACs.
Furthermore, we compared our approach with a related FPGA-based neural network accel-
erator. A fair and direct comparison is only possible with approaches that supply results for
fully-connected DNNs or RNNs (RNNs have only slightly more weights due to neuron feed-
back connections). Apart from our presented batch processing scheme, accelerators for fully-
connected layers can in general only use a weight once per network computation. Instead,
CNNs are able to reuse weights due to a different neuron connection pattern in the convolu-
tional layers. Hence, they naturally achieve higher GOps/s due to a lower memory throughput
requirement in direct comparisons with fully-connected layers. However, when considering only
fully-connected layers the presented batch processing scheme clearly outperforms related work
like, for example, a recent RNN approach on the ZedBoard [7]. The authors claim an overall
throughput of 388.8 MOps/s. With our approach and by using batch size n = 16, we reach a
throughput of 4.48 GOps/s and 5.00 GOps/s, respectively (only counting MAC operations).
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Table 2: Throughput comparison of our hardware-based batch processing (multiple
configurations of hardware batch sizes), our hardware design with pruning
support, and software inference on three different systems. Execution times
are averaged over the size of the used test set and given in milliseconds (ms)
per sample.
MNIST a HAR b
Device Configuration 4-layer netw. 8-layer netw. 4-layer netw. 6-layer netw.
1,275,200 3,835,200 1,035,000 5,473,800
Parameters Parameters Parameters Parameters
Hardware-based batch processing
Batch size 1 114 MACs 1.543 4.496 1.3817 5.337
Batch size 2 114 MACs 0.881 2.520 0.7738 2.989
Batch size 4 114 MACs 0.540 1.505 0.463 1.792
Batch size 8 106 MACs 0.375 1.012 0.313 1.250
Batch size 16 90 MACs 0.285 0.768 0.262 1.027
Batch size 32 58 MACs 0.318 0.914 0.287 1.203
Hardware-based pruning
Pruning factor 0.72 0.78 0.88 0.94
Pruning design 12 MACs 0.439 1.072 0.161 0.420
Software-based processingc
ARM #Threads: 1 16.151 48.603 13.120 70.240
Cortex-A9
Intel Core #Threads: 1 0.285 1.603 0.223 2.246
i7-5600U #Threads: 2 0.221 1.555 0.144 2.220
#Threads: 4 0.247 1.591 0.182 2.417
Intel Core #Threads: 1 0.118 0.917 0.114 1.406
i7-4790 #Threads: 4 0.057 0.569 0.045 1.205
#Threads: 8 0.065 0.687 0.055 1.491
a Network architectures: 784 × 800 × 800 × 10 and 784 × 800 × 800 × 800 × 800 × 800 × 800 × 10
b Network architectures: 561 × 1200 × 300 × 6 and 561 × 2000 × 1500 × 750 × 300 × 6
c Software calculations are performed using the IEEE 754 floating point single precision format
and using BLAS. The i7-4790 utilizes dual channel memory whereas the others only use single
channel.
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Table 3: Energy consumption comparison of our hardware designs
and three processors (network: MNIST 8-layer).
Device Configuration Power Overall Dynamic
(W) Energy (mJ) Energy (mJ)
ZedBoard idle 2.4 — —
HW batch (n = 16) 4.4 3.8 1.5
HW pruning (m = 4) 4.1 4.4 1.8
SW BLAS 3.8 184.7 68.0
Intel
Core
idle 8.9 — —
i7-5600U #Threads: 1 20.7 33.2 18.9
#Threads: 2 22.6 35.1 21.3
#Threads: 4 24.9 39.6 25.5
Intel
Core
idle 41.4 — —
i7-4790 #Threads: 1 65.8 63.9 22.4
#Threads: 4 82.3 46.8 23.3
#Threads: 8 81.8 56.2 27.8
Although they are using less resources, our approach has a 6 times better throughput per DSP
slice and 3 times better throughput per LUT and FF. The architecture using the pruning ap-
proach has only 0.8 GOps/s due to removed weights and operations. However, compared with
non-pruned approaches, this is equivalent to 2.91 GOps/s and 3.58 GOps/s, respectively.
6.2 Energy Efficiency
Even though our approach outperforms almost all of the x86-based software configurations or
has at least a comparable throughput, the real benefit is evident when comparing the energy
efficiency. For determining the energy consumption, we measured the system power for process-
ing the 8-layer neural network, introduced in Section 6.1, and the idle power for all platforms
(see Table 3). The overall power consumption on the ZedBoard is evaluated by measuring the
average input voltage and the voltage drop on a shunt resistor. Whereas, the average power of
the x86-based systems is measured on the primary side of the power supply with an ampere
and volt meter. Besides the idle and processing power, the energy consumption with (Overall
Energy) and without (Dynamic Energy) the idle power consumption is shown in Table 3.
Comparing our best performing hardware configuration of batch size n = 16 with pure software
approaches, an overall energy efficiency improvement of almost factor 10 and more than factor
12 for the dynamic energy can be achieved. In the latency measurements, the i7-5600U is the
nearest competitor.
Compared to a competing LSTM design [17], our pruning approach is about factor 1.8 more
energy efficient using their network with 3248128 weights, their pruning factor of qprune = 0.888,
and our theoretical throughput estimation of Section 4.4 (1.9 mJ for our pruning approach and
3.4 mJ for their approach).
6.3 Batch Processing Latency Evaluation
As mentioned earlier, the presented batch processing approach represents a trade-off between
throughput and latency. Figure 7 compares the averaged latency of samples with the configured
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Figure 7: Latency analysis for different batch sizes and network architectures. Latency is given
in milliseconds and averaged over the test set of the network.
batch size.
For all of the investigated networks, a batch size of 8 samples results in approximately the
doubled latency compared to regular processing with only 1 sample. The best throughput
configuration of batch size 16 yields approximately the tripled latency in comparison with
regular processing.
6.4 Accuracy Evaluation
Since our batch processing accelerator utilizes all weights and the same Q7.8 fixed point data
format as most related works [14][16][6][8], we obtain in this case similar results concerning the
accuracy. A more detailed description, that also takes a different ratio of integer and fractional
bits into account, can be found in [30]. The objective for the training with pruning was a
maximum accuracy deviation of 1.5% in correctly predicted samples. All networks discussed in
the throughput evaluation (i.e., Section 6.1) meet this objective and deliver an accuracy very
similar to their non-pruned counterparts (most deviate less than 0.5%). A detailed comparison
of accuracy and pruning percentage is shown in Table 4.
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Table 4: Accuracy evaluation in percentage of correctly predicted test set samples depending
on the overall pruning factor qprune of the network.
MNIST a HAR b
Number of parameters 4-layer netw. 8-layer netw. 4-layer netw. 6-layer netw.
1,275,200 3,835,200 1,035,000 5,473,800
Parameters Parameters Parameters Parameters
Best non-pruned Accuracy 98.3 95.9
Pruning factor 0.72 0.78 0.88 0.94
Accuracy 98.27 97.62 94.14 95.72
a
Network architectures: 784 × 800 × 800 × 10 and 784 × 800 × 800 × 800 × 800 × 800 × 800 × 10
b
Network architectures: 561 × 1200 × 300 × 6 and 561 × 2000 × 1500 × 750 × 300 × 6
7 Conclusions and Future Work
In this paper, we present two architectures for an FPGAs-based embedded SoC that are able
to accelerate the inference of previously learned fully-connected deep neural networks. Both
designs mitigate a slow access to the external memory on such SoCs by either reusing weights
across multiple input samples (batch processing) or by pruning weights that do not affect the
accuracy. Our comparison shows that these orthogonal techniques are both able to substantially
increase the throughput of DNN accelerators. However, while batch processing does not affect
the DNN accuracy, it may only be used in scenarios where an increased latency is tolerable.
On the contrary, pruning can possibly reduce the accuracy but also even surpass the batch pro-
cessing throughput results. In general, we were able to prune at least over 70% of parameters
without noticeable accuracy drops and, for example, process 8 input samples in parallel with
just a doubled latency. Additionally, each presented technique outperforms fully-featured x86-
based systems once the size of the weight matrices is larger than the available cache. Thereby,
each technique results in an energy-efficiency that is more than an order of magnitude bet-
ter. Similarly, while large FPGAs outperform our design in terms of pure GOps/s, our design
implemented on the presented embedded FPGA is almost factor two more energy-efficient.
Future works on this topic might further increase the throughput by combining both tech-
niques into one datapath. The theoretical results, calculated from the formulas in the through-
put discussion in Section 4.4, show that such a combination would substantially increase the
throughput. However, one problem might be the used memory resources. Both approaches
need a high amount of additional on-chip memories which are scarce on small embedded de-
vices. Nevertheless, an envisaged design with m = 6, r = 3, and n = 3 would be feasible on the
used Zynq and would have an expected inference time of the 6-layer HAR of 186 µs. This would
be over 6 times faster than our fastest used x86 processor system.
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